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Abstract-A computer simulated substrate response of an n-channel MOS Roating gate transistor to a positive 
linear ramping gate voltage was investigated. Device parameters, such as the channel length, effective electron 
mobility, substrate doping level and the gate voltage ramping rate were changed to see their effects on the substrate 
response. The substrate response was monitored by using the response of the surface potential at the mid-channel 
point. In the one-dimensional analysis it was found that the surface potential at the mid-channel point increased 
initially and dropped quickly after passing through its peak value and then decreased slowly. The mid-channel 
surface potential reached a higher peak value if the device had (I) a longer channel length, (2) a lower effective 
electron mobility, (3) a higher gate voltage ramping rate, or (4) a lower substrate doping level. Solutions show that 
the conditions for the mid-channel point to reach its peak surface potential faster are: (a) a shorter channel length, 
(b) a higher effective electron mobility, (c) a higher gate voltage ramping rate, and (d) a lower substrate doping 
level. 
INTRODUC'ITON 
In a floating gate MOS memory transistor, the memory 
state of the transistor (“on” or “off’) is determined by 
the sign and the quantity of the charge stored at the 
floating gate. Figure l(a) shows the cross-sectional view 
of an n-channel floating gate device. Both the floating 
gate and the upper gate of the device are n+ doped 
polycrystalline silicon layers. The insulator on top of and 
underneath the floating gate is silicon dioxide thermally 
grown from the polycrystalline silicon floating gate and 
from the single crystal silicon substrate, respectively. To 
distinguish these two oxides, they are named poly-oxide 
and wafer oxide in Fig. l(a). Charges can be injected 
from the substrate to the floating gate by avalanche 
injection[l, 21, tunneling through a thin layer of wafer 
oxide [3], or channel conduction injection [4]. Instead of 
injection from the substrate, charges can be put on the 
floating gate from the upper gate through the poly-oxide 
via tunneling[5,6]. When tunneling is used, the electric 
field across the tunneled oxide is the dominant factor in 
determining the floating gate charging rate. In order to 
calculate the electric field existing in the tunneled oxide, the 
substrate voltage distribution function is needed. This need 
comes about because the substrate can drop an appreciable 
amount of the applied gate voltage across the space charge 
layer at the substrate surface, expecially when the gate 
voltage has a very short pulse width. 
In practice the applied voltage is usually a pulse which 
does not jump from an initial value to the final value 
instantaneously. In the following analysis, we assume 
that the voltage increases linearly from the initial value 
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Fig. l(a). The cross-sectional view of a floating gate MOS 
memory cell. 
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Fig. I(b). The bias condition, coordinate system, oxide 
thicknesses and the applied gate voltage of a device. 
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to the final value with a rise time on the order of one 
nanosecond and then stays at the final value until turn-off. 
Consider the application of a negative voltage to the 
upper gate of a device with a p-type substrate. Holes, the 
majority carriers in the substrate will accumulate at the 
substrate surface with a time constant 6,/u, where l s is 
the permittivity of the silicon and u is the conductivity 
of the substrate. For a 1 R-cm p-type substrate, the time 
constant is on the order of lo-‘* sec. In other words, the 
substrate response to the negative applied voltage con- 
tributes neghgible delay in comparison with the gate 
voltage rise time ( 10v9 set). If a positive gate voltage is 
applied, holes under the gate (i.e. the Channel region) will 
be pushed out of the substrate surface leaving a space 
charge of negatively charged acceptors behind. This 
positive voltage will form a potential well for electrons 
and cause electrons to drift from the source and the 
drain regions into the channel region. Thermal generation 
of electron-hole pairs in the space charge region will 
assist the establishment of quasi-equilibrium; however, 
the time constant for this process is on the order of one 
microsecond and is much slower than charge injection 
from source and drain contacts. Thermal generation is, 
therefore, neglected in our analysis. Since the space 
charge response to the changing gate voltage is a non- 
steady state condition, its width is greater than the 
quasi-equilibrium value. Therefore, a sizable fraction of 
the gate voltage will drop across this region. If the 
source, drain, and substrate are all connected together as 
shown in Fig. l(b), there will be a transient electron drift 
until the surface potential of the substrate along the 
channel becomes uniform. The surface potential is the 
potential measured from the silicon side of the Si-SiO, 
(wafer oxide) interface to the grounded substrate con- 
tact. It takes time for electrons to drift from the source 
and drain regions and form an electron layer within the 
channel region. In other words, there will be a delay in 
forming a conducting channel even when the gate voltage 
exceeds the turn-on voltage of the device. The delay time 
will depend on the channel length of the device, the 
effective electron mobility along the channel, the sub- 
strate doping level, the bias condition of the source and 
the drain and the ramping rate of the gate voltage. 
is used in this analysis where the x-axis is along the 
channel direction. The oxide thicknesses used in these 
calculations and the shape of a typical applied gate 
voltage are also shown. 
To derive the equations, the following assumptions 
will be used: 
(1) there exists an effective electron mobility in the 
channel region which is independent of the driving elec- 
tric fields; (2) source and drain regions are the only 
electron reservoirs; (3) substrate doping is uniform. 
Without losing the physical characteristics of the sub- 
strate response, we also use the following simplifying 
assumptions: (4) initially, there is no trapped charge in 
the oxides and no net charge at the floating gate: (5) the 
flat band voltage of the device is zero and (6) the parasitic 
capacitance of the device is small and can be neglected. 
In the channel region, the surface potential, 4, and the 
applied gate voltage, V,(l), are coupled through the 
following equations, 
(a) charge conservation equation[9,10] 
C,( v, - CL) = qn + [24GN,($ - k?7cw (1) 
(b) continuity equation[9,10] 
where C,, wafer oxide capacitance per unit area (F/cm’); 
Vr,, floating gate potential ( V); t,h, surface potential of the 
substrate (V); 4, electron charge (1.6 x 10-‘9C); n, eiec- 
tron density in the substrate (cm-‘); N,, substrate 
doping density (cmm3); k, Boltzmann’s constant (1.38 x 
10ez3 J/K); I’, absolute temperature of the device (K); r, 
time (s); fin, effective electron mobility along the channel 
(cm’/Vsec); E, electric field at the channel region 
(V/cm); D., electron diffusivity at the channel region 
(cm’lsec). 
Zahn[7] and Burns[S] investigated the delay time of a 
MOS transistor. In comparison with their device struc- 
ture, the floating gate constitutes an additional equipo- 
tential plane inserted between the upper gate and the 
substrate, making the analysis of the transient response 
more complicated. 
The first term of the r.h.s. of eqn (1) is the electron 
charge per unit area and the second term is the ionized 
acceptor charge per unit area. On the r.h.s. of eqn (2), the 
second term in the parenthesis is the diffusion com- 
ponent which is much smaller than the electric field drift 
component. Hence, we use the Einstein relation to 
replace the diffusivity D, by (&Tdq) even though ~1. is 
the effective mobility. 
Combining eqns (1) and (2). we have 
Since the n-channel floating gate memory cell can 
respond to the negative applied gate voltage very 
quickly, only the positive gate voltage case will be dis- 
cussed in the following sections. In this report we con- 
centrate on the surface potential of the channel region 
during and immediately following the ramping period. 
We use 1 nsec as the ramping period throughout the report. 
The time scale dealt with will be no longer than 1.2 nsec 






As shown in Fig. l(b), a simple one-dimensional model In writing eqn (3), the relation E = -(@/ax) has been 
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used. The term Vf, is 
expression: 
where 





v,= vi+(v,-vi)f/7 O<t17 I 
1-I 
v, t>7 
Vi, initial gate voltage (V); V,, final gate voltage (Vj; T, 
gate voltage ramping period (s), C,, poly-oxide capaci- 
tance per unit area (F/cm*); L, channel length (cm). 
The integral in eqn (4) represents the total charge in 
the upper gate, which, by charge conservation, equals the 
total charge induced in the substrate. The upper gate 
charge divided by the poly-oxide capacitance is just the 
voltage drop across the poly-oxide. 
There are two boundary conditions for eqn (3). The 
first one is 
an 
ax = 0. x-u2 
This condition is due to the structure and the bias 
condition of the device being symmetric in the x direc- 
tion. The second boundary condition describes the elec- 
tron concentration at x = 0. To make this condition 
manageable, we assume that the electrons at x = 0 can 
respond to the applied gate voltage and reach their 
quasi-equilibrium values instantaneously. The argument 
for this assumption is that the separation between x = 0 
and the electron reservoir (the source region) is so small 
that electrons can reach the quasi-equilibrium condition 
in a time much shorter than the time scale we will deal 
with. Using Boltzmann’s statistics, the relationship be- 
tween the floating gate voltage and the surface potential 
at x = 0 can be written as 
C,(V~~-~n)=~[(e-B”+BJlg-l) 
t E *(es* -/3&- 1)]“2 
( ) 
(7) 
where I,& surface potential at x = 0: /3 = (q/&T): Ni, 
intrinsic carrier density of silicon (cme3). 
The electron density can be evaluated by using eqns 
(7)and(l). Another methodforcalculatingtheelectronden- 
sity at x = 0 is to integrate the conduction band electron 
concentration from the substrate to the Si-Si02 inter- 
face. To do that, the knowledge of the electron dis- 
tribution perpendicular to the channel direction is 
needed. The calculated electron density difference be- r 
doing this, the error introduced by using eqns (7) and (1) 
to calculate the boundary condition at x = 0 is less than 
S%[lOl. 
Since a minimum surface potential requirement has 
been imposed in eqn (7), the applied gate voltage is 
forced to have a larger than zero initial voltage. 
The initial condition of the device is that the surface 
potential and the electron concentration are uniform 
along the entire channel. This initial condition is 
equivalent to assuming that the cell was at the initial gate 
voltage for sufficient time such that the entire channel is 
in quasi-equilibrium with the initial gate voltage before 
the beginning of the gate voltage ramp. 
We have the nonlinear differential equation, eqn (3), 
two boundary conditions, eqns (6) and (7), and the initial 
conditions of the surface potential. Equation (3), 
however, is written in terms of the internal floating gate 
potential. The floating gate potential is coupled to the 
external gate voltage through eqn (4). The two step 
solution algorithm used was (1) to estimate a value of 
floating gate voltage and solve eqn (3) to obtain the 
surface potential 4(x, t), and (2) to use the value of 
+(x, 1) in eqns (1) and (4) to obtain an improved value of 
the floating gate potential. Convergence of the iterative 
procedure was defined when the difference in successive 
floating gate potentials was less than low6 V. 
SIMULATION RESULTS 
The surface potential, $(x, t), is an important 
parameter in determining the channel region response to 
an applied gate voltage. Since electrons are supplied 
from the source and drain regions, the last place the 
electron concentration can reach its quasi-equilibrium 
value will be at the mid-channel point. In the following, 
the value of the mid-channel point surface potential 
$&L/2), t) will be used to monitor the channel region 
response of the device. 
Figure 2 shows the surface potential change with res- 
pect to time when the applied gate voltage ramps from 
1.461 to 40 V in 1 nsec and then remains at 40V. The 
parameters of the device are: channel length = 6 km, 
substrate doping level = lO”j cmP3, the effective elec- 
tween these two methods is very small[lO]. The 
difference decreases exponentially as the surface poten- 00’ 0 a2 0.4 46 as 1.0 1.2 
tial increases. In this report, we use 0.304, 0.404 and TlMEflO~sI 
0.495 V as the minimum surface potential for 1015, lOI Fig. 2. The surface potent&l variation vs time at different chan- 
and 10” cm-3 substrate doping materials, respectively. In nel positions. 
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tron mobility = 400 cm*/Vsec, wafer oxide thickness = 
60 nm and the poly-oxide thickness = 40 nm. The maxi- 
mum surface potential found in Fig. 2 is 2.6 V. Since the 
substrate is grounded, this peak surface potential can 
produce a maximum depletion layer field of 4.46x 
104Vlcm perpendicular to the channel direction. This 
field is much smaller than the electric field (5.3 x 
10’ V/cm) needed to cause the avalanche multiplication 
of electrons in the depletion region[ll]. The maximum 
electric field along the channel direction is found to be 
6.7 x lti V/cm which is smaller than the maximum field 
perpendicular to the channel direction. Therefore, the 
applied gate voltage cannot cause avalanche multiplication 
in the channel region. 
Figure 2 shows that the surface potential at positions 
not too close to the source and drain regions increase to 
peak values and then decrease. This decrease is very fast 
after passing the peak value and then slows down even 
though the applied gate voltage is still increasing at the 
same rate. The shape of Fig. 2 can be explained as 
follows: initially, the applied gate voltage is small and so 
is the electron concentration. The initial increase in the 
gate voltage forms a deep depletion layer and results in 
an increase of the surface potential with time. While the 
surface potential is building up with time, the electron 
concentration at the positions x = 0 and x = L are also 
increasing due to the increase of the gate voltage. The 
two factors (1) deeper potential well, and (2) many 
available electrons, result in a rapid flow of electrons into 
the channel and a fast decrease of the surface potential. 
This corresponds to the response shown in Fig. 2 just 
after the peak value h@ been reached. After filling the 
potential well with electrons, the electron driving force, 
i.e. the gradient of the potential well, decreases drastic- 
ally. This causes the electrons to move into the channel 
at a slower rate than before but still fast enough to fill the 
potential well more rapidly than the applied gate voltage 
can create it. Therefore the surface potential decreases 
slowly as shown at the tail of the curve in Fig. 2 before 
t = 1 nsec. 
The peak surface potential value corresponds to the 
time at which the depletion width is at its maximum. This 
can be shown by writing the surface potential in terms of 
the depletion width W[9] 
The electron contribution to the surface potential was 
neglected in eqn (8) since the electrons form only a 
shallow sheet at the substrate surface. At the peak value 
of the surface potential, (@at) = 0 implies (awls%) = 0. 
So that W has also reached its maximum value. At that 
moment there wiil be no change in the substrate ion 
charge. Any change of charge in the substrate will come 
from electrons. In other words, when the surface poten- 
tial reaches its peak value, the rate change of the induced 
negative charge in substrate caused by the gate voltage 
will be equal to the rate change of the electrons. This is 
expressed analytically as 
a an 
C,,wf&)=(I,,. 
Since (@/aQ = 0 at the moment, 
s&-an 
4 at -at* 
(9) 
(10) 
which says that the rate change of the floating gate 
voltage is solely determined by the rate change of the 
electrons. 
The surface potential at x = 0 (and x = L) shows a 
different result from the other curves in Fig. 2. It in- 
creases with the increasing of the gate voltage. This is as 
expected since we assume that, at these two points, the 
substrate response can follow the gate voltage change 
and reach their quasi-equilibrium conditions instan- 
taneously. 
With the same device parameters and applied gate 
voltage as used in Fig. 2, Fig. 3 shows the electron 
concentration variation along the channel at different 
times. Figure 4 shows the change of the floating gate 
voltage with time and the ratio of the floating gate 
voltage to the applied gate voltage. As to the electric field 
across the oxides, Fig. 5 shows the results of the field 
across the poly-oxide, E2, the minimum wafer oxide field 
(at x = (L/2)) and the maximum wafer oxide field (at 
x = 0 and x = L). In calculating the values of the oxide 
fields E, (in wafer oxide) and E2 (in poly-oxide), we assume 
that the floating gate collects a negligible amount of charge 
duringtherampingperiod.Thiscanbejustifiedbycalculating 
lo” 
(5X10AS ‘-- ’ I 
POSITION X l/m I 
Fig. 3. The substrate electron density along the surface channel 
at different times. 
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Fii. 4. The floating gate potential, the applied gate voltage, and 
the ratio of the two voltages vs time. 
the divergence of the oxide currents at the floating gate. As 
shown in Fig. 5, the maximum oxide field in wafer oxide and 
poly-oxide in the ramping period (1 nsec) is less than 
negligiblecurrentflowinthewaferoxide[6,12]andlessthan 
1 A/cm2inpoly-oxide[6,13-16].Thechargeflowthroughthe 
poly-oxide in the ramping period (1 nsec) is less than 
10m9 C/cm2.Hencethechangeofchargeatfloatinggateisless 
than 10e9 C/cm2. By Gauss’ law, 10S9 C/cm2 produces an 
electric field of 3 x l@ V/cm in our one-dimensional analy- 
sis. This electric field is much smaller than the lob V/cm 
produced by the external gate voltage. Therefore, the 
assumption used in obtaining Fig. 5 (that we can neglect the 
field produced by the floating gate charge) is valid. 
TlME1104*l 
Fig. 5. The oxide field variation vs time. 
0 I 1 
a2 a4 86 as 1.0 1.2 c f 
TlME11O~SI 
Fig. 6. The variation of surface potential (at x = (L/2)) vs time 
with channel length as a parameter. 
For devices having different channel lengths, the mid- 
channel surface potential variation with respect to time is 
shown in Fig. 6. Allowing only the channel length to 
vary, all other factors, such as the device parameters and 
applied gate voltage, are the same as used in Fig. 2. For 
longer channel length devices, it takes a longer time for 
electrons to drift to the midchannel point and balance the 
induced substrate charges there. Therefore, a long 
channel device can build higher peak surface potentials 
compared to a short channel device. 
For different effective electron mibilities, Fig. 7 shows 
the mid-channel point surface potential variation. Again, 
the parameters used are the same as in Fig. 2 except for 
the effective electron mobility. In terms of reaching the 
peak surface potential, increasing effective electron 
mobility has a similar effect as reducing the channel 
length. Devices having a higher effective electron mobil- 
ity need less time to reach the peak potential at the 
mid-channel point and exhibit a lower peak surface 
potential there. 
Fiie 8 shows the surface potential time response at 
the mid-channel point with different gate ramping rates. 
a2 a4 a6 as 1.0 1.2 
l t 
TIME f 10 -p s I 
Fig. 7. The variation of surface potential (at x = (U2)) vs time 
with effective electron mobility as a parameter. 
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Fig. 8. The variation of surface potential (at x = (r/2)) vs time 
with final gate voltage as a parameter. 
Except for the final gate voltages marked on each curve, 
all other parameters are the same as used in Fig. 2. To 
satisfy the assumption that we can neglect the oxide 
charge and the floating gate charge during the ramping 
period, the maximum gate voltage used in Fig. 8 is 40 V. 
Figure 8 shows that the higher the ramp rate (cor- 
responding to the higher final gate voltage), results in less 
time needed for the mid-channel point to reach its peak 
value. This is due to the higher voltage ramp rate creat- 
ing a steeper potential well than a slower ramp rate, so 
that the field-aided electrons pour into this steeper well 
more quickly. But a high gate voltage ramp rate enhances 
the rate of increase of the surface potential. Thii is 
because a high ramp rate produces a higher gate voltage 
than a slower ramp does at a given time. We have higher 
peak surface potentials for higher gate voltage ramp 
rates even though it takes a shorter time to reach the 
peak value. 
For substrate doping level variations the time response 
of the mid-channel surface potential is shown in Fig. 9. 
01 I I I I 1 1 
0 a2 a4 a6 0.8 LO 1.2 - t 
TIME l 10 -9 s I 
Fig. 9. The variation of surface potential (at x = L/2)) vs time 
with substrate doping level as a parameter. 
Ail parameters except the doping level and the initial 
gate voltage are the same as used in Fig. 2. Since we use 
eqn (7) to evaluate the boundary condition at x = 0 and 
limit the error to less than 5%, the initial voltages for 
different doping levels are not the same. We have Vi = 
0.592, 1.461 and 4.221 V for substrate doping IO”, lOI 
and 10” cm-‘, respectively. Results show that the lower 
substrate doping has higher peak surface potential and 
needs less time to reach the peak value than the higher 
doping device does. 
DISCUSSION 
In eqn (2) we assumed that the drift velocity v can be 
expressed by 
v=p,,E (11) 
where cln is a constant mobility not dependent on the 
magnitude of the electric field E. Since an electron does 
not move faster than its scattering-limit velocity v,( 
(10’ cmlsec in silicon) we should not have electric fields 
higher than (uJ~.) in our simulation. Otherwise, we 
underestimate both the time needed for the surface 
potential to reach its peak value and the magnitude of the 
peak surface potential. For the parameters used in Fig. 7, 
the maximum drift fields found were 9.7 x l@, 6.7 x l@ 
and 4.5 x l@ V/cm when the effective electron mobility 
had values of 200, 400 and 8OOcm*/Vsec. respectively. 
Therefore, the maximum electron drift velocity at the 
conditions used in our simulation was less than the 
scattering-limit velocity. 
The second assumption used in previous sections was 
that the source and drain regions are the only electron 
sources in the device. We already mentioned that 
avalanche multiplication ’ to generate electrons 
id the substrate is not possible with the device 
parameters chosen. This is because the maximum electric 
field in the depletion region does not exceed 
the threshold field (5.3 x ltiV/cm) needed to 
cause avalanche multiplication. The other possible elec- 
tron sources are (a) electron generation in the depletion 
region through the thermal generation process, and (b) 
electron diffusion from the substrate into the depletion 
region. Usually, the thermal generation time constant of 
a good device is a microsecond or longer which is much 
longer than the nsec time” scale we are dealing with in 
this report. Therefore, we neglect the thermal generation 
process as an electron source. The electron diffusion 
process mentioned here is electron diffusion from the 
substrate to the surface depletion region. This is per- 
pendicular to the channel direction and is not the 
ditlusion process along the channel direction which was 
included in eqn (2). It has been shown that the number of 
electrons entering into the depletion region through the 
substrate diffusion process is smaller than the thermal 
generation process[l7]. Therefore, we also neglect this 
diffusion process as an electron source. 
suMMAuK 
With a positive linear ramping voltage applied to the 
upper gate of a MOS floating gate transistor, the time 
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